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FINAL REPORT NAS-8-20767
I. TITLL
Establish Quality and Reliability Standards and Develoi
Screening Techniques for 'Metal Oxide Semiconductors (:iOS)
ilicroelectronic Devices.
II. PROGRX.-I OiJECTIVES
To identify and understand the causes of failures in MOS
Aicrocircuits and devclol; standards and controls to Prevent the
occurrence of failures in devices used in high reliability
applications.
III. STATE.=1UT Or WORK
General Instrument iias develc ►l!ed and conducted a program to
-1
	collect, generate and evaluate data and information necessary to
ustai y l sh duality and ReliaLiiity Standards and Reliability
hcreening Techniques for MOS ',14icrocircuits. After review of the
test outline with the MSFC Technical Coordinator, necessary changes
ivere incorporated and the tasks performed.
file test program was later ammended in June of 1968 Ly {aontract
modification to include a Gas Chromatograph Study and a Temperature/
bias Matrix Test.
The intent of this document is to report on the testing
colfirleted in the first rhase of the contract, vhich includes Failure
'^4echanisms Summary, Temperature Storage Ste*: Stress, "emr. Cycle
Evaluation, Static Voltage Study and Gross Leak Evaluation.
The Gas Chromatograph Study and Telnperaturehiias :Matrix i.ill
Le reported on at the completion of v:orl, covered 1 ,v the contract
modification. The () and RA Specification will 1-c comp leted at ta:at
time and sti ll incorporate provisions dictated by the results of
the Cas Chromatograp h Study and Temperature:/Sias ?Matrix.
aP]
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A. Identification of Failure Mechanisms in MOS Microcircuits
In addition to the normal package related defects which occur
in bi-polar semiconductors the MTOS device has several surface re-
lated problems which can result 3`n roor yield or eventual failure.
These surface problems are reasonably well defined in that solutions
for them are known and, for the most part their effect on long
term reliability has been minimized.
1. The most common defect in MTaS devices has been.internal
shorting of metallization patterns, causing degradation
of device performance and intermittent operation. This
problem has been greatly amplified by the use of ver y small
geometry transistors in very high density designs. this
combination has resulted in an average metallization width and
line separation of about 0.4 mils (.0004 inches). This
gives us an extremely high sensitivity to very small
particles many of which cannot be detested by normal visual
or x-ray examinations.
This problem has been resolved by the application of
a pyrolytic glass overlay (pyro) on the surface of the
device after all metallization patterns have been established.
Since this glass protective layer is in Place prior to
die separation and assembly it also affords protection from
handling damage and has a favorable effect on yield.
2. The next most common defect is electrical shorts which
have been induced as the result of electrostatic discharge.
This phenomena is particularly troublesome to the MS
structure. The very thing which makes the device so versatile
is the reason for its extreme sensitivity to voltage transients.
This is the very thin (1000 to 2000 ) layer of silicon
dioxide (Si02) in the gate area. This very small dimension
allows a destructive build up of a voltage gradient and at
relatively low voltages results in a gradient in excess of the
dielectric breakdown of the material.
The most obvious solution to this problem is to protect the
input leads with appropriate zener networks thereby limiting
the transient voltage which will arrear at the gate. This
technique has been found most useful and is only limited by
a) the maximum input leakage and b) speed considerations.
At present much work is being done on a "sandwich" type
construction for the dielectric. Although the major benefit
of these new materials has been their resistance to "fast ion"
migration a pleasant aide effect.of some of them has been to
increase the dielectric breakdoum voltage. This work is being
pursued by many Peoria and is reported on in the various
technical journals.
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A second area for attention is the handling of the device.
All devices, when they are shipped from General Instrument have
all of the external leads shorted together either by a spring
in the case of a transistor can or by the use of conductive
foam in the package in the case of flat packs and dual-in-line
packages. In addition all of the testing done at G.I. is on
equipment that has been grounded and the operators are
grounded while handling devices. It is never adviseable to touch
any of the leads. Experience has shown that charges of up to
500 V can be supported on the human body without apparent
discomfort. A charge of between SO and 200V is quite common
and even at low current densities can cause device failure.
3. The next most prevalent defect is an arrarent mechanism
whereby a device is out of tolerance and does not meet
specification. The causes for this could be test equipment,
test procedures or device degradation. The majority of the
devices fail because of test equipment design or faulty test
procedures. Since many of the NUOS deavices are actually
performing the function of sub-systems their proper testing is
no small task. In many cases the manufacturer and user both
both have had to resort to a "Test Box" approach and are some-
times at the mercy::of a very rough go - no/go test. In other
cases the test procedure is so vaguely written that consistent
test results are almost impossible to obtain.
Device degradation is exhibited in 11TOS device much the
same as in bi-polar devices and for much —the same reasons.
There is, however, fewer failures because the MTOS circuitry
is more adaptive to degradation than is bi.-Polar circuitry.
The leakage currents are usually in the nico-amp regions on
an internal device and in most cases would have to go to the
high nano-amps before device operation is affected and to
micro-amp s before the device failed catastrophically. There
is no current gain per -se and slight changes in surface charge,
is completely covered by aluminum and therefore is well protected.
One proven means of device stabilization is a high
temperature burn-in for a short period of time. Although this
is expensive many times the improved stability and resultant
reliability improvement are worth the cost.
4. Another defect is poor hermeticity and is very package
dependent. One problem which can have a "Time Bomb" effect
is where a device is baking in the "gray area" that is it is
too leaky to be detected by Helium but not bad enough to be
detected by hot oil. These have been opened after several
weeks of use and found to have o pen aluminum and large areas
of Corrosion evident under the "gyro". It is apparent that the
"pyro" kept the defect from being detected until the device was
in equipment. The use of MIL-STD 883 test methods will
completely eliminate this problem as the Gross and Fine Leak
overlap in sensitivity.
NOTE: Table I contains a summary of Failure Mechanisms on
devices returned from customers.
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'	 B. Temperature Storage Step Stress
A sample of 40 MEM 511's [20 each glassed (pyro) and un-
glassed (non-pyro)] were subjected to a Temperature Storage Step
Stress which started at 150°C and continued in 10°C steps until
at least 501 of each group had failed. The time of storage at each
step was 48 hours with no bias applied. Two other groups, one
with 120 MEM S11's (60 each pyro and non-pyro) and 120 MEM 3020's
(60 each pyro and non-pyro) were then stored for 1000 hours at 10°C
less than the first failure in their respective sample. [ie: the
glassed MEM 511's and MEM 3020's were stored at 10°C less than the
first failure in the glassed step stress sample and the un-glassed
MEM 511's and MEM 3020's were stored at 10% less than the first
failure in the unglassed step stress sample.]
The MEM 511 is a "P" Channel Enhancement Mode single transistor
'	 in a 4 lead TO-5 Package. The MEM 3020 is a 20 Bit Static Shift
_	 Register in an 8 lead TO-$ Package.
Results
Table II and III contain a summary of the results of the
Temperature Storage Step Stress. The Raw Data is contained in
Appendix I. The unglassed devices experienced their first failure
at the 170% step and all mf the unglassed devices have completed
a 1000 hour storage life test at 160°C. The first failure on the
glassed devices occurred at 230°C and all of the glassed devices
have completed a 1000 hour storage life test at 220°C. In order
that this data will be more comparable with other testing performed
in-housethe storage life testing is being extended to 2000 hours
at which time a full report of this phase will be made.
In order to better identify the failure cause, several samples
which failed because of open bonds have been sent to the Electronic
Research Center at Boston for Micro probe Analysis. Preliminary
results of this analysis indicate a gold rich aluminum compound
resulting from a thin ( 6 2500X) aluminum deposition.
Conclusions
l_
	
	
The tamperature storage step stress test indicates strongly
that the devices with glass (pyro) on the surface are much more
resistant to failure as the result of testing than are the devices
withoutglass (non-pyro). Since all of the devices came from the
same period of production and the only difference was the p ro
then it can be said conclusively that the pyro, instead of being a
detriment to the device, has the opposite effect. The exact reasons
for this are not known at this time but this conclusion is upheld
throughout all of the testing performed on this contract.
The results of the ERC Microprobe analysis have verified our
own analysis and the minimum aluminum thickness has been raised to
16,00011 on all MTOS product. This was done in early spring 968 and
testing performed since has verified that this greatly minimized the
bond problem.
^ s	 .^•
TABLE II
SUMMARY OF FAILURES ON TEMPERATURE STORAGE STEP STRESS
DEVICE TYPE: MEM S11 (Siz.gle "P" Channel Enhancement Mode)
PACKAGE TYPE: 4 Leak, TO-5
TWERATURL
OF STEP
NO. OF
SAMPLES
NO.	 OF f
FAIL' .;:5	 REPORT NO.
P ro	 Non-P ro
FAILURE CAUSE
150 40
160 40
170 40 1 918 Open Ball Bond (Note: 1)
180 39
190 39 1 922 Open Ball Bond (Note: 1)
200 38 1 925 Punch Through Caused by
Static
210 37
220
230 37 1 1 932 Open Ball Bond
240 36 1 937 Open Ball Bond
1S0 3S
27S
300 1 1074 Shorted Gate Caused by
Static
32S 1 1076 Open Ball Bond
350 1 1077 Open Ball Bond
355
36S 1 1081 Open Zener Diode Caused By
Open Aluminum (Note: 2)
37S 1 1081 Open Zener Diode Caused By
Open Aluminum (Note :2)
400 2 6 1083 Die Lifted From Header(Note:
425 6 1085 Die Lifted From Header(Note:
i
3)
3)
NOTE: 1. These early bond failures were sent to the Electronic Research
Lab at Boston for analysis.
2. The aluminum over the oxide step had opened as the result of
prolonged exposure to high temperature.
3. The gold/silicon utectic temperature is A 400°C
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I C. Tem , erature Cycle Program
This program was conducted on two tyres of packages 1) 14
least flat pack with 14 internal ball bond connections and 2) 10
lead TO-5 packages with 9 internal 'ball bonds. The test outline is
contained in Figure I.
kesults
Tat.le IV and V contain a taLulation of t;ie results of the
lemperature Cycle Program. Till ie rai data is contained in appendix II.
A total of 1195 devices were subjected to two series of temperature
cycle with only 6 devices failinc. 'Therev.-ere no failures in the
grout', iihich had previousl y been subjected to centrifuge.
t,oaclusion
1. The 201: G centrifuge is a useful screen for culling weak
Uonds which may saov. up later as the result of a lesser stress.
2. The gold aluminum bond system is quite stable as a function
of temperature cycle.
3. Centrifuge would seem to T% e a much faster means of
detecting had bonds than temrerature cvclino.
4. There was no siRniricant difference '. • eti • een tl:e rer-
formance of tae flat •)3c1: an.! the TO ;,eader excer.t that t1)c
flat rack too;: more temnera*_ure c ycles to induce failure. (2S0 vs. 600)
-9-
3 Cycles
Temp Cycle
3 Cycles
Temp.Cycle
20 KG
Centrifuge
Yl Axes
20'GI
Centrifuge
Yl Axes
FIGURE I
1195 Devices
593 - 14 Lead
Flat Packs
602 - 10 Lead I
TO -5
296	 IFlat Packs
297
Flat Packs
301
Mead
TO-5
301
1OLead
TO-5
600 Cycles
Temp.Cycle
600 Cycles 
1
1250 Cycles
Temp. Cycle Terip.Cycle
250 Cycles
Temp.Cycle
T}i: PERATURE CYCLL: PROGP.AA".! OUTLIVE
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TABLE IV
SU:d1"IARY OF '1 EMPLIZATURE CYCLL PROGRA1,1
PACKAGL TYPE:	 14 Lead Flat Pack (Electrical Rejects 1EM 2009)
NO. OF SAAMPLES:
	 593	 (296 Caere subjected to a 20K G centrifuge)
'UMULATIVE
`0. OF CYCLES
TOTAL
NO. OF
SAMPLES
FAILURES FAILURE
REPORT NO. FAILURE CAUSECent. ho-Cent.
3
_
S93 1 0 824 Oren Ball bond -This device
failed i.hen subjected to
20K G stress
6 592 0
12 592 0 0 - -
:.4 592 0 0 - -
45 592 0 0 - -
96 592 0 0 - -
15U 592 0 0 - -
200 592 0 0 - -
250 592 0 0 - -
300 5^2 ,^ 0 - -
350 592 0 0 - -
4U0 592 0 0 - -
5uu 5L,2 0 1 334 Open gall Bond
600 591 0 1 896 Oren Pall	 1;ond
^11 devices failed because of ball Lond lifting from the aluminum Londing pad.
-11-
TALLE V
SUMMARY OF TEMPERATURE CYCLE EVALUATION
DEVICE NO. MEM 3050
t PACKAGE TYPE: 10 lead, TO _ S (9 internal ball bonds)
NO. OF SA,1IPLES: 602 (301 were subjected to a 20K G centrifuge)
ICU-MULATIVE
^'O. OF
	 CYCLES SAMPLES FAILURES REPORT NO. FAILURE CAUSEent.
3 602 4 747 Open Ball Bonds
598 0
Fen
748 Open Ball bond
9 597 0 0 - -
18 597 0 0 - -
24 597 0 0 - -
48 597 0 0 - -
96 597 0 0 - -
150 597 0 0 - -
200 S97 0 1 761 Open ball Bond
250 596 0 1 778 Open Ball Bond
These were the only open bonds in the group subjected to Centrifuge and
were the result of the centrifuge screen. All other failures were from
the group that was not subjected to centrifuge and were caused by the
ii
	 ball bond lifting from the aluminum bonding pad.
I_
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t	 D. Static Voltage StudyY
The purpose of this study was to investigate the feasibility
of screening out those units which are particularly susceptible to
damage by static voltage. This was accomplished by the charging and
subsequent discharge of a small (lops) capacitor into the device
terminals.
Most of the evaluations were run on devices without the
protective pyrolytic glass layer on the surface of the chip. On
these devices a "healing" phenomenon was noted; that is, after a
gate oxide rupture had occurred as a result of a static voltage
discharge, the next such discharge would frequently burn the short
open, leaving an electrically good device.
This did not occur with units covered by pyrolytic glass so
that once a ate to substrate short had occurred the aluminum could
not be burnbd open. Therefore, the use of static voltage gate
stressing as a screen for "pyrolytic" devices became far more
meaningful as it permitted only undamaged units to pass.
1. It appears from the results of evaluation 1048 that static
discharge no only screens the weakest units, but may also damage
units which survive, as evidenced by the five failures at 50 hours
high temperature bias.
[
(
	
	 2. However, there is evidence that static discharge, followed(	 by high temperature bias, will constitute a valid screen. It was
F	 observed that all the failures on the Evaluation 1048 Life Test
occurred within the first 50 hours, with no failures beyond this
point.
It would be worthwhile exploring the validity of this screen
using much larger sample sizes and should be performed on the
specific devices to be screened.
Results
t
The information listed below shows the results recorded from
our evaluations. A block diagram of the test circuit used is shown
in Figure I.
Evaluation 1041 - Fifty (50) "non-pyro" MF-Nl 511 single devices
received 100, 100 volts positive pulses. Seven (7) failed either
catastrophicall or the leakage readings were extremely high. The
forty-three (43T remaining units were put on operating life @ 225mw/
25°C for 1000 hours with interim data readouts with no further rejects.
Evaluation 1046 - Several "non-pyro" MEM 511 devices were
stressed in the following manner. One group received negative pulses
exclusively while the second group received positive pulses. The
units in both groups were pulsed by discharging 100pF capacitor
charged to t 100 volts. The voltage was increased 10 volts after
each pulse until the first gate to substrate short teas noted. It
was found that negative voltage pulses between 150 - 200 volts or
positive voltage pulses between 250 - 300 volts were required to
-13-
's ILvaluation 1046-Continued
initiate the dialectric breakdown bet ►reen the gate metallization and
tLe substrate.
Lvaluation 1048 - Thirty-nine (39) "non-pyro" devices were
stressed in the following manner. Nineteen (19) devices received
100, +150 volt pulses and twenty (20) devices received 100, -7S volt
pulses. None of these devices failed and were placed on 1000 hours
life test, reversed biased at Vgss - -20V/T -125°C. Of these
thirty-nine, five (S) failed at SO hours with the remainder being
still good at 1000 hours.
F
	
	
Evaluation 1057 - Twenty-five (2S) open "non-pyro" 'IEA 511
devices were stressed under a microscope as follows. Twelve (12)
units received negative pulses and thirteen (13) units received
positive pulses. The intent was to correlate observed damage
with electrical damage and amount of static charge.
It was observed that damage occurred in the gate region only
where the voltage spike ruptured the thin oxide shorting the gate
metallization to either source or drain.
An electrical short was accompanied by a black spot on the
bate metallization at the paint of rupture and almost always occurred
at the gate oxide step.
The physical cause of "healing" electrical shorts was noted to
be the vaporization of gate metallization surrounding a shorted region.
Evaluation No. 1102 - Seventy-five (75) "pyrolytic glass
process" MEM Sll devices were subjected to the same step stress tests
described in Lvaluation `;o. 1046 essentially the same results were
noted; negative voltage }pulses Letween 150 - 200 volts or positive
voltage pulses between 250 - 300 volts are required to short the
gate.
Conclusions
The conclusions are that there is no conclusion. That is no
conclusion that would lead us to an effective screen. Instead we have
embarked on an intensive study of gate input Protective networks to
limit the amount of a given charge that is seen by the gate.
ri
n
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IL. Gross Leak Lvaluation
An attempt was made to valuate devices with leak rates between
1 x 10-5 cc/sec. and 1 x 10 -
 cc/sec. with the hope that a more
effective leak test method could be developed for detecting leak
rates in this range.
^.'	 Results
The study ;ras started by the selection of devices in this leak
rate range. however when these same devices were re-checked one
month later the results were surprising.risin . The leak rates of those
devices with the i:ighest rate of leakage (1 x 10- 3 cc/sec.) had
degraded drastically thus raising a question of the mechanical integrity
of this type of device. Further review of this Problem with other
people in the industry and a study of available literature indicates
that this is not an isolated proLlem and that it should be made the
object of some further study.
Conclusions
1. As indicated in the Seal Integrity Conference, hold at
iSI-C, in September, this is a Universal Problem. It is quite clouded
by the fact that "Measured Leak kate'; is not alti: , ays the true leak
rate. Some of tlic papers presented at this seminar explain methods
for measuring more reliaLly the true 'Icak rate of devices in this
range.
2. The methods described in `IIL - STD 883 for Gross and Fine Leak
rate measurement should cull out devices in the range of 1 x 10 -3 to
1 x 10- 10
 cc/sec.
fit
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